


Digital Electronics



SYLLABUS

1. Number Systems & Boolean Algebra

Introduction to different number systems – Binary, Octal, Decimal, Hexadecimal Conversion from one number system to another. Boolean variables – Rules and laws of Boolean Algebra, De-Morgan's Theorem Karnaugh Maps and their use for simplification of Boolean expressions

2. Logic Gates

Logic Gates – AND, OR, NOT, NAND, NOR, XOR, XNOR: Symbolic representation and truth table Implementation of Boolean expressions and Logic Functions using gates Simplification of expressions

3. Combinational Logic Circuits

Arithmetic Circuits – Addition, Subtraction, 1's 2's Complement, Half Adder, Full Adder, Half Subtractor, Full Subtractor, Parallel and Series Adders, Encoder, Decoder Multiplexer – 2 to 1 MUX, 4 to 1 MUX, 8 to 1 MUX. Applications Demultiplexer – 1 to 2 DEMUX, 1- 4 DEMUX, 1- 8 DEMUX

4. Sequential Logic Circuits

Flip Flops – SR, JK, T, D, FF, JK-MS. Triggering Counters – 4 bit Up – Down Counters, Asynchronous Ripple Counter, Decade Counter Mod 3, Mod 7 Counter, Johnson Counter, Ring Counter Registers – 4bit Shift Register : Serial In Serial Out, Serial in Parallel Out, Parallel In Serial Out, Parallel In Parallel Out

5. Memory Devices

Classification of Memories – RAM Organization, Address Lines and Memory Sise, Static RAM, Bipolar RAM, cell Dynamic RAM, D RAM, DDR RAM Read Only memory – ROM organization, Expanding memory, PROM, EPROM, EEPROM, Flash memory Data Converters – Digital to Analog converters, Analog to Digital Converters

□□□

Chapter 1

1

Number System & Boolean Algebra

Q.1. What is Number system ? Explain.

Ans. A number is a mathematical value used for counting or measuring or labelling objects. Numbers are used to perform arithmetic calculations. Examples of numbers are natural numbers, whole numbers, rational and irrational numbers, etc. 0 is also a number that represents a null value.

A number has many other variations such as even and odd numbers, prime and composite numbers. Even and odd terms are used when a number is divisible by 2 or not, whereas prime and composite differentiate between the numbers that have only two factors and more than two factors, respectively.

In a number system, these numbers are used as digits. 0 and 1 are the most common digits in the number system, that are used to represent binary numbers. On the other hand, 0 to 9 digits are also used for other number systems. Let us learn here the types of number systems.

Q.2. Write short notes of

(i) Decimal number system (Bh.2012,2016,2019)

Ans: The decimal number system has a base of 10 because it uses ten digits from 0 to 9. In the decimal number system, the positions successive to the left of the decimal point represent units, tens, hundreds, thousands and so on. This system is expressed in decimal numbers. Every position shows a particular power of the base (10).

Example of Decimal Number System:

The decimal number 1457 consists of the digit 7 in the units position, 5 in the tens place, 4 in the hundreds position, and 1 in the thousands place whose value can be written as:

$$\begin{aligned}
 &= (1 \times 10^3) + (4 \times 10^2) + (5 \times 10^1) + (7 \times 10^0) \\
 &= (1 \times 1000) + (4 \times 100) + (5 \times 10) + (7 \times 1) \\
 &= 1000 + 400 + 50 + 7
 \end{aligned}$$

= 1457

(ii) Octal number system

Ans. In the octal number system, the base is 8 and it uses numbers from 0 to 7 to represent numbers. Octal numbers are commonly used in computer applications. Converting an octal number to decimal is the same as decimal conversion and is explained below using an example.

Example: Convert 215_8 into decimal.

$$\begin{aligned}
 \text{Solution: } 215_8 &= 2 \times 8^2 + 1 \times 8^1 + 5 \times 8^0 \\
 &= 2 \times 64 + 1 \times 8 + 5 \times 1 \\
 &= 128 + 8 + 5 \\
 &= 141_{10}
 \end{aligned}$$

(iii) Hexadecimal Number system (Bh.2014)

Ans. In the hexadecimal system, numbers are written or represented with base 16. In the hex system, the numbers are first represented just like in the decimal system, i.e. from 0 to 9. Then, the numbers are represented using the alphabet from A to F.

Q.3 What is binary number system? Explain(Bh.2010-0 dd)

Ans. The binary number system is a base-2 number system. This means it has only two different symbols or digits 0 and 1. All binary numbers consists of a string of 0's and 1's. Examples of binary number are 10, 101 and 1011. A group of eight bits is known as a byte and group of four bits is known as nibble.

Like the decimal number system, binary number system is also positionally weighted. In this system, the position value of each bit corresponds to some power of 2. For an example binary number is 1101011_2 its value is

$$\begin{aligned}
 &= (1 \times 2^6) + (1 \times 2^5) + (0 \times 2^4) + (1 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0) \\
 &= (1101011)_2
 \end{aligned}$$

MSB LSB

The binary weights of above binary number is

(a) $(1010101)_2$
 $= 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3}$

$$= 8 + 4 + 0 + 1 + 0 + \frac{1}{4} + \frac{1}{8}$$

$$= (13.375)_{10}$$

$$= 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3}$$

$$= 8 + 4 + 0 + 1 + 0 + \frac{1}{4} + \frac{1}{8}$$

$$= (13.375)_{10}$$

Q.4 Convert following into octal number system.
 (a) $(247)_{10}$ (b) $(0.6875)_{10}$ (c) $(3287.51)_{10}$

Ans. (a) $(247)_{10}$

$$\begin{array}{r} 8 \mid 247 \mid \text{Remainder} \\ \hline 30 \quad 7 \end{array} \quad (247)_{10} = (367)_8$$

$$\begin{array}{r} 8 \mid 3 \mid 6 \\ \hline 0 \quad 3 \end{array}$$

$$(0.6875)_{10}$$

$$(0.6875) \times 8 = 5.5 = 0.5 \text{ with carry of } 5$$

$$0.5 \times 8 = 4.0 = 0.0 \text{ with carry of } 4$$

$$(0.6875)_{10}$$

$$(0.6875) \times 8 = 5.5 = 0.5 \text{ with carry of } 5$$

$$0.5 \times 8 = 4.0 = 0.0 \text{ with carry of } 4$$

$$(0.10101)_2$$

$$= 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2}$$

$$= 8 + 4 + 0 + 0 + \frac{1}{2} + 0 + \frac{1}{8} + \frac{1}{16}$$

$$= 12 + 0.6875$$

$$= (12.6875)_{10}$$

$$(28)_{10}$$

$$(0.50)_{10}$$

$$(0.50) \times 16 = 8.00$$

$$\therefore (28)_{10} = (1C)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

$$(0.50)_{10} = (0.8)_{16}$$

Q.5 Determine the decimal numbers of the following binary numbers.
 (a) 1101011 (b) 1100.1011 (c) 0.10101

$$(a) (1101011)_2 = 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 2^{-2} + 1 \times 2^{-3}$$

$$= 32 + 16 + 0 + 4 + 0 + 1$$

$$= (53)_{10}$$

$$(b) (1100.1011)_2$$

$$= 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2}$$

$$= 8 + 4 + 0 + 1 + 0 + \frac{1}{4} + \frac{1}{8}$$

$$= (13.375)_{10}$$

$$(c) (0.10101)_2$$

$$= 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 0 \times 2^{-4} + 1 \times 2^{-5}$$

$$= 0.5 + 0.0 + 0.125 + 0.0 + 0.03125$$

$$= 0.6875$$

$$= (0.6875)_{10}$$

$$(d) (0.6875)_{10}$$

$$(e) (0.6875)_{10}$$

$$(f) (0.6875)_{10}$$

$$(g) (0.6875)_{10}$$

$$(h) (0.6875)_{10}$$

$$(i) (0.6875)_{10}$$

$$(j) (0.6875)_{10}$$

$$(k) (0.6875)_{10}$$

$$(l) (0.6875)_{10}$$

$$(m) (0.6875)_{10}$$

$$(n) (0.6875)_{10}$$

$$(o) (0.6875)_{10}$$

$$(p) (0.6875)_{10}$$

$$(q) (0.6875)_{10}$$

$$(r) (0.6875)_{10}$$

$$(s) (0.6875)_{10}$$

$$(t) (0.6875)_{10}$$

$$(u) (0.6875)_{10}$$

$$(v) (0.6875)_{10}$$

$$(w) (0.6875)_{10}$$

$$(x) (0.6875)_{10}$$

$$(y) (0.6875)_{10}$$

$$(z) (0.6875)_{10}$$

$$(aa) (0.6875)_{10}$$

$$(bb) (0.6875)_{10}$$

$$(cc) (0.6875)_{10}$$

$$(dd) (0.6875)_{10}$$

$$(ee) (0.6875)_{10}$$

$$(ff) (0.6875)_{10}$$

$$(gg) (0.6875)_{10}$$

$$(hh) (0.6875)_{10}$$

$$(ii) (0.6875)_{10}$$

$$(jj) (0.6875)_{10}$$

$$(kk) (0.6875)_{10}$$

$$(ll) (0.6875)_{10}$$

$$(mm) (0.6875)_{10}$$

$$(nn) (0.6875)_{10}$$

$$(oo) (0.6875)_{10}$$

$$(pp) (0.6875)_{10}$$

$$(qq) (0.6875)_{10}$$

$$(rr) (0.6875)_{10}$$

$$(ss) (0.6875)_{10}$$

$$(tt) (0.6875)_{10}$$

$$(uu) (0.6875)_{10}$$

$$(vv) (0.6875)_{10}$$

$$(ww) (0.6875)_{10}$$

$$(xx) (0.6875)_{10}$$

$$(yy) (0.6875)_{10}$$

$$(zz) (0.6875)_{1$$

22. The sum of $11101 + 10111$ equals

(A) 110011
(B) 100001
(C) 110100
(D) 100100

Ans. (C)

23. Convert the following binary number to decimal.

100110102

(A) 154
(B) 155
(C) 153
(D) 157

Ans. (A)

24. The decimal number 188 is equal to the binary number

(A) 1011100
(B) 0111000
(C) 1100011
(D) 1111000

Ans. (A)

25. Convert the following binary number to octal.

0011010112

(A) 1538
(B) 3518
(C) 2538
(D) 3528

Ans. (A)

26. How many bits are in an ASCII character?

(A) 16
(B) 8
(C) 7
(D) 4

Ans. (C)

27. A binary number's value changes most drastically when the _____ is changed.

(A) MSB
(B) frequency
(C) LSB
(D) duty cycle

Ans. (A)

28. Convert decimal 213 to binary.

(A) 11001101
(B) 11010101
(C) 0111001
(D) 1100011

Ans. (B)

29. The decimal number for octal 748 is

(A) 74
(B) 60
(C) 22
(D) 62

Ans. (B)

30. The sum of the two BCD numbers, 0011 + 0011, is

(A) 0110
(B) 0111
(C) 0011
(D) 1100

Ans. (A)

31. Convert binary 01001110 to decimal.

(A) 4E
(B) 78
(C) 76
(D) 116

Ans. (B)

32. Which is not a word size?

(A) 64
(B) 28
(C) 16
(D) 8

Ans. (B)

33. The octal numbering system:

(A) simplifies tasks
(B) groups binary numbers in groups of 4
(C) saves time
(D) simplifies tasks and saves time

Ans. (D)

34. The binary number 1110 is equal to the decimal number

(A) 3
(B) 1
(C) 7
(D) 14

Ans. (D)

35. Convert the following octal number to binary.

(A) 768
(B) 111102
(C) 1111002
(D) 1001112

Ans. (B)

36. Convert 11001010001101012 to hexadecimal.

(A) 121035
(B) CA35
(C) 53AC1
(D) 530121

Ans. (B)

37. Convert the following decimal number to octal.

(A) 1348
(B) 4318
(C) 3318
(D) 1338

Ans. (B)

38. When using even parity, where is the parity bit placed?

(A) Before the MSB
(B) After the LSB
(C) In the parity word
(D) After the odd parity bit

Ans. (A)

39. Convert the following octal number to decimal.

(A) 71
(B) 17
(C) 92
(D) 29

Ans. (D)

40. Convert binary 11001111 to hexadecimal.

(A) 8F16
(B) CE16
(C) DFI6
(D) CF16

Ans. (D)

41. Convert 17318 to decimal.

(A) 2164
(B) 985
(C) 3D9
(D) 1123

Ans. (B)

42. An analog signal has a range from 0 V to 5 V. What is the total number of analog possibilities within this range?

(A) 5
(B) 50
(C) 250
(D) infinite

Ans. (D)

Chapter 2

Logic Gates

Q.1. Define logic gates ?

Ans. Logic gates are devices that have two or more inputs and one output.

• Logic gates are the basic elements of a digital system. Each gate is given several inputs to act upon.

• The output will be high or low depending upon the combination of high and low inputs used and the type of gate used.

• Logic gates are the basic building blocks of digital circuits. It is a device which generates an output corresponding to the combinations of input levels. Logic gates can be implemented using diodes and transistors.


• The input and outputs of logic gates are having two states i.e. logic 1 or logic 0 or High or Low value.

Q.1. Draw symbol and truth table of (i) AND gate (ii) NOR gate (iii) NOT gate ?

Ans. Inverter : NOT Gate :

• NOT gate is also known as inverter. It has only one input and one corresponding output. The output is always the complement of the given input i.e. when input is in logic 0 state, output is logic 1 state and when input is logic 1 state, output is logic 0 state. It is expressed as $Y = \bar{A}$.

• The discrete NOT gate may be realized using transistors. The input A may be either 0V or +5V. When A = 0V, then Q_1 will be OFF. No Current flows through the resistor and there will be no voltage drop across the resistor. As a result output voltage Y corresponds to +5V. When the input A = +5V, the transistor Q_1 is ON and the output voltage $Y = V_{CE(sat)}$ corresponds to 0V.



Transistor Inverter NOT Gate
Symbol : The symbol is shown in Fig. (a)


- The circuit performs a basic logic function called "inversion" or complementation. The inverter has one input and one output.
- The output logic level for inverter is always opposite to the logic level of its input. It is expressed as $Y = \bar{A}$.

Truth Table


Input	Output
A	$Y = \bar{A}$




(a) Symbol




(b) Circuit diagram



(c) Waveforms



(b) Circuit diagram




(c) Waveforms

- Fig. (b) shows the pin diagram of a 7404, a TTL Hex Inverter. This IC contains six NOT gates.

(ii) OR Gate :

- This circuit performs the function of logical addition and is expressed as $Y = A + B$. The output is high even when any one input is high and output is low when both the inputs are low.
- OR gate produces and output state of logic 1, even if any one of its input is in logic state. It is represented as $Y = A + B$.
- When $A = 0$ V, $B = 0$ V, both the diodes are OFF. No current flows through the resistor and there will be no voltage drop across the resistor, Output $Y = 0$. When $A = +5$ V, $B = +5$ V, both the diodes are ON and act as short circuit. Output Y will be $+5$ V. In practical cases, output $Y = 5 - 0.7 = 4.3$ V, which is also considered as logic 1 state.




Input diode OR gate

- When $A = B = 0$ V or when $A = 0$ V and $B = +5$ V or when $A = +5$ V and $B = 0$ V, both the transistors Q_1 and Q_2 are in OFF state. At the same time, transistor Q_3 gets enough base drive from the supply through resistor R_4 , and hence Q_3 will be ON. Thus, output voltage $Y = V_{CE(sat)}$ corresponds to 0 V. When both the inputs are equal to $+5$ V, transistors Q_1 and Q_2 will be ON, thus the voltage at the collector of transistor Q_1 will drop. Transistor Q_3 does not get sufficient base drive and hence turns OFF. No current flows through the collector resistor R_4 of Q_3 , therefore no voltage drop across it. Thus, final output voltage corresponds to $+5$ V.


Symbol : The symbol is shown in Fig. 2.8 (a).

- This circuit performs the function of logical multiplication and is expressed as $Y = A \cdot B$. The output is high only when both the inputs are high.



AND gate

- When $A = B = 0$ V or when $A = 0$ V and $B = +5$ V or when $A = +5$ V and $B = 0$ V, both the transistors Q_1 and Q_2 are in OFF state. At the same time, transistor Q_3 gets enough base drive from the supply through resistor R_4 , and hence Q_3 will be ON. Thus, output voltage $Y = V_{CE(sat)}$ corresponds to 0 V. When both the inputs are equal to $+5$ V, transistors Q_1 and Q_2 will be ON, thus the voltage at the collector of transistor Q_1 will drop. Transistor Q_3 does not get sufficient base drive and hence turns OFF. No current flows through the collector resistor R_4 of Q_3 , therefore no voltage drop across it. Thus, final output voltage corresponds to $+5$ V.




Input diode AND Gate

- When $A = 0$ V and $B = 0$ V, both the transistors Q_1 and Q_2 are OFF. At the same time, transistor Q_3 gets sufficient base drive from the supply through resistor R_4 , and hence Q_3 will be ON. Thus, output voltage $Y = V_{CE(sat)}$ corresponds to 0 V. When either inputs A and B or both the inputs are equal to $+5$ V, then the corresponding transistors either Q_1 or Q_2 will be ON or both the transistors Q_1 and Q_2 will be ON. Therefore, the voltage at the collector of Q_3 is $V_{CE(sat)}$ corresponds to 0 V. Thus, Q_3 does not receive sufficient base bias and turns OFF. Hence final output voltage corresponds to $+5$ V (logic 1 state).


Q.2. Why NAND gate and NOR gates are called as universal gate? Realize OR gate using NAND gate?

Ans. NAND Gate :


- Symbol : The symbol is shown in Fig. (a)(i) and (ii).
- NAND gate means NOT-AND. It has two or more inputs, but only one output which is complement of the AND product of all inputs.
- It is expressed mathematically as $Y = \overline{A \cdot B}$. The truth table and NAND gate can be easily obtained from the truth table of AND gate by simply inverting it to obtain the final output of NAND gate.




(a) Symbol




(b) Circuit diagram




(c) Waveforms




(a) Symbol



(b) Circuit diagram



(c) Waveforms



(d) Waveforms

The NOR gate output is exact inverse of the OR gate output for all possible input conditions.

Q.4. Draw the symbol and write logical equation of output for EX-OR and EX-NOR gates?

Or draw symbol, truth table and logical equation of EX-OR?


Or EX-OR (Exclusive-OR) Gate : Symbol : The symbol is shown in Fig. (a)

The EX-OR operation gives high output when any one of its input is high. It is expressed as $Y = A \oplus B$ $Y = \bar{A}B + A\bar{B}$.


Truth Table

Inputs		Output
A	B	$Y = \bar{A} \cdot \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	0


(i)




(ii)



(a) Symbols



(b) Circuit diagram




(c) Waveforms

(ii) NOR Gate :


- Symbol : The symbol is shown in Fig. (a)(i) and (ii).
- NOR gate actually means NOT-OR. It has two or more inputs, but only one output which is the complement of the logical addition of two or more inputs.

Truth Table

Inputs		Output
A	B	$Y = \bar{A} + \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	0




(i)




(ii)

(a) Symbols



(b) Circuit diagram




(c) Waveforms

(iii) EX-NOR Gate :


- Symbol : The symbol is shown in Fig. (a).
- The EX-NOR gate can be expressed at $Y = \bar{A} \oplus \bar{B} = AB + \bar{A}\bar{B}$.
- The EX-NOR operation gives high output for both inputs low or both inputs high.

Truth Table

Inputs		Output
A	B	$Y = \bar{A} \oplus \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	1




(a)




(b)


(c)




(b) Circuit diagram




(c) Waveforms



(a) Symbols



(b) Circuit diagram



(c) Waveforms

Solved Problems
Example 1 : Realize the following function using NAND and NOR gates

$$Y = (A + \bar{B}C)(C + AB)$$


$$\text{Solution : } Y = (A + \bar{B}C)(C + AB) = AC + AB + \bar{B}C + AB\bar{B}$$

$$= AC + AB + \bar{B}C + 0$$

$$= AC + AB + \bar{B}C = \overline{\overline{AC} \cdot \overline{AB} \cdot \overline{\bar{B}C}}$$

$$\text{Applying De Morgan's theorem } = \overline{\overline{AC} \cdot \overline{AB} \cdot \overline{\bar{B}C}}$$


We can implement using NAND gates at this stage.



To implement using NOR gates:

$$Y = \overline{AC \cdot AB \cdot \bar{B}C} = \overline{\overline{A} + \overline{C} \cdot \overline{A} + \overline{B} \cdot \overline{B} + \overline{C}}$$

$$= \overline{\overline{A} + \overline{C} + \overline{A} + \overline{B} + B + \overline{C}} = \overline{\overline{A} + \overline{C} + \overline{A} + \overline{B} + B + \overline{C}}$$



Example 2 : Implement the following Boolean expressions using NAND gates only:

$$(a) Y = A + \bar{B}C + AC$$

$$(b) Y = \overline{(A + \bar{B}) \cdot (\bar{A} + C)}$$

Solution :

$$(a) Y = A + \bar{B}C + AC$$

$$Y = \overline{A + \bar{B}C + AC}$$

$$\text{Applying De Morgan's theorem } Y = \overline{\overline{A} \cdot \overline{\bar{B}C} \cdot \overline{AC}}$$

this can be implemented using NAND gates.



Example 4 : Implement the following Boolean expression using NOR gates only $Y = \overline{ABC} + AC$.

$$\text{Solution : } Y = \overline{ABC} + AC = C(A + \overline{AB})$$

$$= C(A + \overline{B}) \quad (\because A + \overline{AB} = A + \overline{B})$$

$$= \overline{\overline{C} \cdot (A + \overline{B})} = \overline{\overline{C} + \overline{A} + \overline{B}}$$

$$(b) Y = \overline{(A + \bar{B}) \cdot (\bar{A} + C)} \text{ Using De Morgan's theorem}$$

$$= \overline{A + \bar{B}} + \overline{\bar{A} + C} \text{ Using De Morgan's theorem}$$

$$= \overline{\overline{A} \cdot \overline{\bar{B}}} + \overline{\overline{\bar{A}} \cdot \overline{C}} = \overline{\overline{A} \cdot B + A \cdot \overline{C}} = \overline{\overline{A} \cdot B \cdot \overline{A} \cdot \overline{C}}$$




Example 3 : Implement the following Boolean expression using NOR gates only:

$$Y = A + \overline{B}C + AC$$

$$= A(1+C) + \overline{B}C = A + AC + \overline{B}C$$

$$= \overline{\overline{A} \cdot B + \overline{C}} = \overline{A + B + \overline{C}} = \overline{A + B + C}$$

Now, we can implement using only NOR gates.



Example 4 : Implement the following Boolean expression using NOR gates only $Y = \overline{ABC} + AC$.

$$\text{Solution : } Y = \overline{ABC} + AC = C(A + \overline{AB})$$

$$= C(A + \overline{B}) \quad (\because A + \overline{AB} = A + \overline{B})$$

$$= \overline{\overline{C} \cdot (A + \overline{B})} = \overline{\overline{C} + \overline{A} + \overline{B}}$$

Q.9. Describe Karnaugh Map with 3-variable K-map and 4-variable K-map ?

Ans.Karnaugh Map

- Karnaugh map is a graphical method used to simplify logic equations or to convert a truth table to its corresponding logic circuit in a simple and systematic manner.
- The Karnaugh map or K-map is made up of squares. Each square represents one term. It is a systematic method for combining terms and obtaining the minimal expression.
- Each n variable map will consist of 2^n cells or squares. Thus a 3-variable map will have $2^3 = 8$ cells and a 4-variable map will have $2^4 = 16$ cells.
- Each cell within the K-map corresponds to the particular combination of the input variables.
- For example, consider a 2-variable K-map.

There are $2^2 = 4$ cells.

A	B	\bar{A}	\bar{B}
m_0	m_1		
m_2	m_3		

Upper left cell corresponds to $\bar{A}\bar{B}$
 Upper right cell corresponds to $\bar{A}B$
 Lower left cell corresponds to $\bar{A}\bar{B}$
 Lower right cell corresponds to AB

- Note that only one variable changes when we move from one cell to adjacent cell in the K-map.
- 3-variable K-map :

A	BC	$\bar{B}C$	$\bar{B}\bar{C}$	BC	$\bar{B}C$	$\bar{B}\bar{C}$	BC
m_0	m_1	m_3	m_2				
m_4	m_5	m_7	m_6				

4-variable K-map :

A	BC	$\bar{B}C$	$\bar{B}\bar{C}$	BC	$\bar{B}C$	$\bar{B}\bar{C}$	BC
\bar{A}_0	00	01	11	10	00	01	11
\bar{A}_1	00	01	11	10	00	01	11

4-variable K-map :

A	BC	$\bar{B}C$	$\bar{B}\bar{C}$	BC	$\bar{B}C$	$\bar{B}\bar{C}$	BC
\bar{A}_0	00	01	11	10	00	01	11
\bar{A}_1	00	01	11	10	00	01	11

Upper left cell corresponds to $\bar{A}\bar{B}$
 Upper right cell corresponds to $\bar{A}B$
 Lower left cell corresponds to $\bar{A}\bar{B}$
 Lower right cell corresponds to AB

• Note that only one variable changes when we move from one cell to adjacent cell in the K-map.

($l = \bar{A} + l' = 1$)

$\bar{A} + \bar{A} = 1$

Digital Electronics
Example 4 : Plot the given Boolean expression on K-map.

$$Y = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + A\overline{B}\overline{C}D + A\overline{B}C\overline{D}$$

		Truth Table				
A	B	C	D	Y		
0	0	0	0	0		
0	0	0	1	1	$\rightarrow \overline{A}\overline{B}\overline{C}D = m_1$	
0	0	1	0	0		
0	0	1	1	1	$\rightarrow \overline{A}\overline{B}CD = m_3$	
0	1	0	0	0		
0	1	0	1	1	$\rightarrow \overline{A}BC\overline{D} = m_6$	
0	1	1	0	0		
0	1	1	1	1	$\rightarrow A\overline{B}\overline{C}\overline{D} = m_9$	
1	0	0	0	0		
1	0	0	1	1	$\rightarrow A\overline{B}CD = m_{11}$	
1	0	1	0	0		
1	0	1	1	1	$\rightarrow A\overline{B}C\overline{D} = m_{14}$	
1	1	0	0	0		
1	1	0	1	1	$\rightarrow A\overline{B}CD = m_{15}$	
1	1	1	0	0		
1	1	1	1	1	$\rightarrow ABCD = m_{15}$	


Solution :

K-map representation

		CD	$\overline{C}\overline{D}$	$\overline{C}D$	CD	$\overline{C}\overline{D}$	
		AB	00	01	11	10	
0	0	0	1	1	0	0	
0	1	0	1	0	1	1	
1	0	0	0	0	0	0	
1	1	0	0	1	1	1	
1	1	1	0	0	0	0	
1	1	1	1	1	1	1	

SOLVED PROBLEMS

Example 1 : For the given figure, derive the Boolean expression.



Solution : Output of NAND Gate 1,

$$Y_1 = \overline{A} \cdot \overline{B} = A + B = A + B$$

Output of AND Gate 2,

$$Y_2 = (A + B) \cdot C$$

Output of NOR Gate 3,

$$Y_3 = B \cdot \overline{C}$$

Output of NOR Gate 4,

$$Y = \overline{Y_2 + Y_3} = \overline{(A + B) \cdot C + B \cdot \overline{C}} = \overline{AC + BC + B \cdot \overline{C}} = \overline{AC + B} = \overline{AC} \cdot \overline{B}$$

$$Y = (\overline{A} + \overline{C}) \cdot \overline{B}$$

Example 3 : Represent the given equation on K-map.

$$Y = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + A\overline{B}\overline{C} + ABC + \overline{A}BC$$

Solution :

$$Y = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + A\overline{B}\overline{C} + ABC + \overline{A}BC$$

$$m_2 \quad m_3 \quad m_5 \quad m_7$$

A	BC	$\overline{B}\overline{C}$	$\overline{B}C$	BC	$\overline{B}\overline{C}$
0	00	1	0	1	0
0	01	0	1	0	1

A	BC	$\overline{B}\overline{C}$	$\overline{B}C$	BC	$\overline{B}\overline{C}$
1	00	1	0	1	0
1	01	0	1	0	1

Example 2 : For the given function $f = x\overline{y} + \overline{x}y$, find the complement of f.

$$f = x\overline{y} + \overline{x}y$$

Using De Morgan's theorem

$$\overline{f} = \overline{x\overline{y} + \overline{x}y}$$

Further applying De Morgan's theorem

$$= \overline{x}\overline{y} + \overline{x}y$$

$$= (\overline{x} + y) \cdot (x + \overline{y})$$

$$= (\overline{x} + y) \cdot (x + \overline{y}) = x\overline{x} + \overline{x}\overline{y} + xy + y\overline{y}$$

$$= \overline{x}\overline{y} + xy$$

$$(\because x\overline{x} = 0, y\overline{y} = 0)$$

Example 3 : Simplify the following expressions with Boolean laws :

(a) make a truth table

(b) simplify using k-map

(c) realize y using NAND gate only.

Ans. (a) The truth table is given in table (i)

Truth table				
Inputs	Output			
A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

fig. (ii)


Q.8 (a) Make a k-map for the function

$$y = AB + A\bar{C} + C + AD + A\bar{B}C + ABC$$

(b) Express y in standard SOP form

(c) Minimize it and realize the minimized expression using NAND gates only.

Ans.



CD (A ⊕ B)

AB

CD

AB

$$f_1 = (\bar{C}) \cdot (\bar{D}) = \overline{C+D}$$

$$(b) f_2(A, B, C, D) = \prod m(1, 4, 6, 9, 10, 11, 14, 15)$$

$$f_3 = (A + \bar{B} + \bar{C} + D)(B + \bar{C} + D)(\bar{A} + B + C)(\bar{A} + C + D)$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{B} + C + \bar{D})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

$$(\bar{A} + \bar{C})$$

CD	AB	00	01	11	10	00
00	0	4	0	12	8	00
01	1	5	13	9	0	01
11	3	7	15	0	0	11
10	2	6	14	10	0	10

</

OBJECTIVE TYPE QUESTIONS

<p>(iii) Enter - 1's in the four cells corresponding to minterm $\bar{A}\bar{B}\bar{C}$ i.e. - A = 0, B = 0, C = 0</p>	
<p>(iv) Enter 1's in two cell corresponding to minterm $\bar{A}\bar{B}D$ i.e. - A = 0, B = 0, D = 1</p>	
<p>(v) Enter - 1's in the four cells with A = 1, C = 0, corresponding to the term $A\bar{C}$ i.e. A = 1, B = 0, C = 1</p>	
<p>(vi) Enter - 1's in one cell corresponding to minterm $A\bar{B}C$ i.e. A = 1, B = 0, C = 0.</p>	
<p>(vii) Enter - 1's in the eight cell with B = 0. minimized expression $f = \bar{B} + A\bar{C} + \bar{A}CD$</p>	
<p>1. The logical gates are categorized into _____ (a) One group (b) Two groups (c) Three groups (d) Four groups Ans. (c)</p>	
<p>2. _____ are basic gates (a) NOT (b) AND (c) OR (d) NOT, AND, & OR Ans. (d)</p>	
<p>3. _____ are universal gates (a) NOT (b) NAND & NOR Ans. (b)</p>	
<p>4. _____ are arithmetic gates (a) NOT (b) NAND & NOR (c) AND (d) NOT, AND, & OR Ans. (b)</p>	
<p>5. _____ are the common forms of complex logic gates (a) OR-AND-Invert (OAI) (b) AND-OR-Invert (AOI) (c) Both OAI and AOI (d) None of the above Ans. (c)</p>	
<p>6. What is the standard form of DCDVS logic? (a) Differential Cascade Voltage Static (b) Differential Cascade Voltage Static (c) Differential Complex Voltage Switch (d) None of the above Ans. (a)</p>	
<p>7. What are the advantages of static complementary gates? (a) Reliable (b) Not easy to use (c) Not reliable (d) Reliable and easy to use Ans. (d)</p>	
<p>8. Who invented Boolean algebra? (a) Bardeen (b) Claude Shannon (c) George Boole (d) None of the above Ans. (c)</p>	
<p>9. How many terminals do MOS transistors have? (a) One (b) Two (c) Three (d) Four Ans. (c)</p>	
<p>10. _____ are the alternative form of canonical form (a) Sum of products (b) Product of sums (c) Both a and b (d) None of the above Ans. (a)</p>	
<p>11. The sum of products canonical forms also known as _____ (a) Minterm expansion (b) Disjunctive normal form (c) Both a and b (d) None of the above Ans. (a)</p>	
<p>12. The product of sums canonical forms also known as _____ (a) Maxterm expansion (b) Conjunctive normal form (c) Both a and b (d) None of the above Ans. (a)</p>	
<p>13. _____ is an example of identity law (a) $a+0=0+a=a$ (b) $1+a=a+1=1$ (c) $ab=ba$ (d) $a+(b+c)=(a+b)+c$ Ans. (a)</p>	
<p>14. _____ is an example of dominance law (a) $a+a=a$ (b) $1+0=0+1=0$ (c) $0+1=1+0=1$ Ans. (c)</p>	
<p>15. _____ is an example of commutativity law (a) $a+0=0+a=a$ (b) $1+a=a+1=1$ (c) $ab=ba$ (d) $a+(b+c)=(a+b)+c$ Ans. (c)</p>	
<p>16. _____ is an example of associative law (a) $a+0=0+a=a$ (b) $1+a=a+1=1$ (c) $ab=ba$ (d) $a+(b+c)=(a+b)+c$ Ans. (d)</p>	
<p>17. _____ is an example of distributive law (a) $a+bc=(a+b)(a+c)$ (b) $a+(b+c)=(a+b)+c$ Ans. (c) (c) $ab=ba$ (d) $a+(b+c)=(a+b)+c$ Ans. (d)</p>	
<p>18. Combinational logic is used to _____ (a) Compute outputs (b) Compute new states (c) Both a and b (d) None of the above Ans. (b)</p>	
<p>19. The sequential logic contains _____ (a) Memory elements (b) Memory is provided by feedback (c) Both a and b (d) None of the above Ans. (b)</p>	
<p>20. _____ are the methods used to represent negative integer numbers (a) 1's compliment (b) Sign magnitude (c) 2's compliment (d) All of the above Ans. (c)</p>	
<p>21. How many types of number systems are there? (a) One (b) Two (c) Three (d) Four Ans. (d)</p>	
<p>22. The base is 16 for _____ number system (a) Binary (b) Hexadecimal (c) Decimal (d) Octal Ans. (b)</p>	
<p>23. The American standard code for information inter- change has _____ characters (a) 64 (b) 256 (c) 128 (d) None of the above Ans. (c)</p>	
<p>24. What is the standard form of ECDIC? (a) Extended Binary Coded Decimal Information Code (b) Extended Binary Coded hexadeciml Interchange Code (c) Extended Binary Coded Decimal Interchange Code (d) None of the above Ans. (a)</p>	
<p>25. How many types of parities are there? (a) One (b) Two (c) Three (d) Four Ans. (b)</p>	
<p>26. The ones complement of binary number 1010 is _____ (a) 0101 (b) 1010 (c) 0110 (d) 1110 Ans. (a)</p>	
<p>27. The 2's complement of binary number 1010 is _____ (a) 0101 (b) 1010 (c) 0110 (d) 1110 Ans. (c)</p>	

28. The base is eight for _____ number system

(a) Binary

(b) Hexadecimal

(c) Decimal

(d) Octal

Ans. (d)

33. How many gates does large-scale integration contain?

(a) 100 gates

(b) 10,000 to 100,000 gates

(c) 10000 gates

(d) None of the above

Ans. (b)

34. How many gates does medium-scale integration contain?

(a) 100 to 10,000 gates

(b) 10,000 to 100,000 gates

(c) 10 to 100 gates

(d) None of the above

Ans. (d)

35. The base is ten for _____ number system

(a) Binary

(b) Hexadecimal

(c) Decimal

(d) Octal

Ans. (c)

36. The base is two for _____ number system

(a) Binary

(b) Hexadecimal

(c) Decimal

(d) Octal

Ans. (a)

37. How many gates does very large-scale integration contain?

(a) 100 gates

(b) 1000 gates

(c) 10000 gates

(d) More than 100,000 gates

Ans. (d)

38. How many gates does ultra large scale integration contain?

(a) 100 gates

(b) 1000 gates

(c) 10000 gates

(d) None of the above

Ans. (b)

39. How many types of IC packages are there?

(a) One

(b) Two

(c) Three

(d) Four

Ans. (d)

40. IC's are categorized into _____.

(a) One

(b) Two

(c) Three

(d) Four

Ans. (b)

41. How many gates does ultra large scale integration contain?

(a) 100 gates

(b) 10,000 to 100,000 gates

(c) 10000 gates

(d) None of the above

Ans. (b)

Chapter 3

Combinational Logic Circuits

Q.1. What is a combinational circuit?

In a combinational circuit, the output depends upon the present inputs only. It means its output does not depend on the previous inputs. The combinational circuit has no memory element. It consists of logic gates only. It has no feedback path from output to input.

Ans. In a combinational circuit, the output depends upon the present inputs only. It means its output does not depend on the previous inputs. The combinational circuit has no memory element. It consists of logic gates only. It has no feedback path from output to input.

Q.2. What are the different characteristics of combinational circuits?

The different characteristics of combinational circuits are :-

(i) In combinational circuits, the output exists as long as the input present.

(ii) A combinational logic circuit can be fabricated from NAND or NOR gates.

(iii) A combinational logic circuit does not have a memory.

(iv) It is built using basic gates and combinational logic circuit

(v) Its examples are adder, subtractor, multiplexer, demultiplexer, decoder, encode, comparator etc.

(vi) It has a memory

(vii) It has a feedback path from output to input

(iv) It may or may not have a clock signal

(v) Its circuit is more complex than that of a combinational logic ckt.

(vi) Its examples are flip-flop, counters, registers etc.

(vii) Its examples are flip-flop, counters, registers etc.

(viii) Its examples are flip-flop, counters, registers etc.

(ix) Its examples are flip-flop, counters, registers etc.

(x) Its examples are flip-flop, counters, registers etc.

(xi) Its examples are flip-flop, counters, registers etc.

(xii) Its examples are flip-flop, counters, registers etc.

(xiii) Its examples are flip-flop, counters, registers etc.

(xiv) Its examples are flip-flop, counters, registers etc.

(xv) Its examples are flip-flop, counters, registers etc.

(xvi) Its examples are flip-flop, counters, registers etc.

(xvii) Its examples are flip-flop, counters, registers etc.

(xviii) Its examples are flip-flop, counters, registers etc.

(xix) Its examples are flip-flop, counters, registers etc.

(xx) Its examples are flip-flop, counters, registers etc.

(xxi) Its examples are flip-flop, counters, registers etc.

(xxii) Its examples are flip-flop, counters, registers etc.

(xxiii) Its examples are flip-flop, counters, registers etc.

(xxiv) Its examples are flip-flop, counters, registers etc.

(xxv) Its examples are flip-flop, counters, registers etc.

(xxvi) Its examples are flip-flop, counters, registers etc.

(xxvii) Its examples are flip-flop, counters, registers etc.

(xxviii) Its examples are flip-flop, counters, registers etc.

(xxix) Its examples are flip-flop, counters, registers etc.

(xxx) Its examples are flip-flop, counters, registers etc.

(xxxi) Its examples are flip-flop, counters, registers etc.

(xxxii) Its examples are flip-flop, counters, registers etc.

(xxxiii) Its examples are flip-flop, counters, registers etc.

(xxxiv) Its examples are flip-flop, counters, registers etc.

Truth Table			
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



(i) Its output depends upon the inputs present at that instant of time.

(ii) It does not have a memory

(iii) It does not have a feedback path from output to input

(iv) It does not have a clock signal

(v) Its circuit is simpler than that of sequential logic circuit.

(vi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(vii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(viii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(ix) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(x) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xiii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xiv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xvi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xvii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xviii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xix) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xx) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxiii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxiv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxvi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxvii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxviii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxix) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxx) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxiii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxiv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxvi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxvii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxviii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxix) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxx) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxiii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxiv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxvi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxvii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxviii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxix) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxx) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxiii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxiv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxv) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).


(xxxvi) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

(xxxvii) It is built using basic gate (AND, OR, NOT) or universal gate (NOR, NAND).

Q.6 What is decoder? Explain binary to decimal decoder.

[Bh,2009,2010]

Decimal digit	BCD code
0	0 0 0 0
1	0 0 0 1
2	0 0 1 0
3	0 0 1 1
4	0 1 0 0
5	0 1 0 1
6	0 1 1 0
7	0 1 1 1
8	1 0 0 0
9	1 0 0 1



Block diagram of decimal to BCD encoder.

Q.7 Explain octal to binary encoder.

Ans. The truth-table for octal to binary is shown in table. It has 8 inputs (0 to 7) and three binary outputs (since $2^3 = 8$ we need only 3 output lines). The rest of the circuit is similar to decimal to binary encoder. The logic circuit of octal to binary is shown in fig.

This encoder consists of three OR gates. When any of inputs is high, the corresponding OR gate give high output, i.e., if we press 5, y_0 and y_1 output will high and y_2 will low and it gives 011 which is equivalent binary number of octal 3.

If we press 7, all the three OR gates give high output and the output is 111. Similarly we can check the outputs for the remaining inputs.

Truth-table for octal to binary encoder

Input	y_2	y_1	y_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Truth-table for decimal to BCD encoder


Input	y_4	y_3	y_2	y_1	y_0
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	1
9	1	0	0	1	1

Truth-table for octal to binary encoder

From table (a), we can find the relationship between decimal and BCD bit. Thus we can write OR expression for y_1 , y_2 , y_3 and y_4 as

$$\begin{aligned} y_1 &= 8 + 9 \\ y_2 &= 4 + 5 + 6 + 7 \\ y_3 &= 2 + 3 + 6 + 7 \\ y_4 &= 1 + 3 + 5 + 7 - 9 \end{aligned}$$

with the help of this expression we can draw the logic circuit of decimal to BCD encoder. When a high signal appears on any of input lines the corresponding OR gates give the BCD output, e.g., if decimal input is 4, high appears on only y_3 and low on y_1 , y_2 , y_3 thus giving the BCD code for decimal 4 as 0100. Similarly decimal input is 9, then high comes on outputs y_1 and y_2 and low on y_3 and y_4 , thus giving BCD of 9 as 1001.



Q.8 In digital system, instructions as well as numbers are conveyed by means of binary levels or pulse trains. If 4 bits of a character are sent to convey instructions, then 16 different instructions are possible. This information is coded in binary form. But we work on decimal numbers and alphabets. A decoder is a device which converts binary word into alphanumeric character. Thus the input to a decoder are the bit 1, 0 and their combinations. The output is the corresponding decimal number.

2 Bit Binary to decimal decoder :-

This decoder is also called 2 line to 4 line decoder because there are 2 inputs and 4 outputs (because $2^2 = 4$). Table shows all the possible combination of input and output words.

- Generally there are 2^n input lines and n selection lines whose bit combinations determine which input is to be selected. The functional block diagram for multiplexer (abbreviated as MUX) is shown in Fig.
- The multiplexer is also known as data selector. The selection of desired input is done by means of selection lines.





Fig. : Functional block diagram of a multiplexer

Q.9 Explain with block diagram multiplexer and explain its classification? [Bh,2004,2009,2014]

Ans. The multiplexer is a digital circuit which has many input lines and one output line. The function of the multiplexer is to select one of the input lines and connect it to the output.

The multiplexer is also known as data selector. The selection of desired input is done by means of selection lines.

- Use of multiplexers offers the following advantages :
 1. Simplification of logic expression is not required.
 2. It minimizes the IC package count.
 3. Logic diagram is simplified.
- (1) 2:1 Multiplexer : A 2:1 multiplexer is shown in Fig. It has two inputs I_0 and I_1 , and one output Y . The number of select lines required are/is one only.



The important characteristics of a decoder is that for each input A_0 , A_1 one and only one output is at logic 1. The decoder consists of AND gates. For simplicity we draw a decoder which has two inputs and four outputs. A decoder with n inputs would require 2^n gates and provide 2^n outputs.

• The Boolean expression for the output is : $Y = I_0 \bar{S} + I_1 S$

when
both select inputs are 0, then $S = 0, Y = I_0$
when one select input is 1, then $S = 1, Y = I_1$

• The logical diagram of 2:1 multiplexer is shown in Fig.




Fig. : Logic diagram of 2:1 multiplexer

(2) **4:1 Multiplexer** : A four input multiplexer is shown in Fig. There are four inputs I_0, I_1, I_2 and I_3 , which are selectively transmitted to output Y depending on select input combinations.

- Here two select inputs are required as $2^n = 4$, where n is number of select lines i.e. $n = 2$. The truth table shows various combinations of S_0 and S_1 and selected output.

Select Inputs		Output
S_0	S_1	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Fig. : Block diagram of 4:1 multiplexer



Select Inputs		Output	
S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

Fig. : Block diagram of 4:1 multiplexer

The Boolean expression for output

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

The logic diagram for 4:1 multiplexer is shown in Fig.



Fig. 3.41

[3-8]

Y = $\bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + \bar{S}_2 S_1 S_0 I_6 + S_2 S_1 S_0 I_7$

The logic diagram for 8:1 multiplexer is shown in Fig.




Fig. : Logic diagram for 8:1 multiplexer

(3) 8:1 Multiplexer :

- A 8 input multiplexer is shown in Fig. There are 8 inputs I_0, I_1, \dots, I_7 , which are selectively transmitted to output Y depending on select input combinations.
- Here three select inputs are required as $2^n = 8$, where n is number of select lines i.e. $n = 3$. The truth table shows various combinations of S_0, S_1 and S_2 , and selected output.

Table : Truth Table

Select inputs		Output	
S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7



Fig. : Block diagram of 8:1 multiplexer

(2) 1:4 Demultiplexer

- The block diagram of a 1:4 demultiplexer is as shown in Fig. It has only one data input D, two select inputs, one strobe G (or enable E) input and four outputs Y_0, Y_1, Y_2 and Y_3 . The strobe G input may be active low (0) or active high (1) and it is used, for cascading. But the strobe (G) input is normally active low (0).
- The truth table of a 1:4 demultiplexer is as shown in Table. From this table it is clear that D is connected to Y_0 when $S_1 S_0 = 00$, it is connected to Y_1 when $S_1 S_0 = 01$ and so on. The other outputs will remain 0. Here $\bar{G} = 0$. The strobe G input needs to be low i.e. $\bar{G} = 0$ in order to enable the demultiplexer.
- If $G = 1$, then all the outputs will be 0, irrespective of any data input and select inputs.




Fig. : Block diagram of 1:4 demultiplexer

(1) 1:2 Demultiplexer

- The block diagram of a 1:2 demultiplexer is as shown in Fig. It has one data input D and select line input S_0 , one strobe (G) or enable (E) input and two outputs Y_0 and Y_1 .
- It is active low. D is connected to Y_0 if $S_0 = 0$ and $G = 0$.
- Similarly D is connected to Y_1 if $S_0 = 1$ and $G = 0$.
- If $G = 1$, then both the outputs will be logic 0 irrespective of the inputs..




Fig. : Block diagram of a 1:2 demultiplexer

[3-9]

The Boolean expression for output

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + \bar{S}_2 S_1 S_0 I_6 + S_2 S_1 S_0 I_7$$

The logic diagram for 8:1 multiplexer is shown in Fig.




Table : Truth Table




Fig. : Block diagram of 1:2 demultiplexer

(2) 1:4 Demultiplexer

- The block diagram of a 1:4 demultiplexer is as shown in Fig. It has only one data input D, two select inputs, one strobe G (or enable E) input and four outputs Y_0, Y_1, Y_2 and Y_3 . The strobe G input may be active low (0) or active high (1) and it is used, for cascading. But the strobe (G) input is normally active low (0).
- The truth table of a 1:4 demultiplexer is as shown in Table. From this table it is clear that D is connected to Y_0 when $S_1 S_0 = 00$, it is connected to Y_1 when $S_1 S_0 = 01$ and so on. The other outputs will remain 0. Here $\bar{G} = 0$. The strobe G input needs to be low i.e. $\bar{G} = 0$ in order to enable the demultiplexer.
- If $G = 1$, then all the outputs will be 0, irrespective of any data input and select inputs.




Fig. : Block diagram of a 1:4 demultiplexer

(1) 1:2 Demultiplexer

- The block diagram of a 1:2 demultiplexer is as shown in Fig. It has one data input D and select line input S_0 , one strobe (G) or enable (E) input and two outputs Y_0 and Y_1 .
- It is active low. D is connected to Y_0 if $S_0 = 0$ and $G = 0$.
- Similarly D is connected to Y_1 if $S_0 = 1$ and $G = 0$.
- If $G = 1$, then both the outputs will be logic 0 irrespective of the inputs..




Fig. : Block diagram of a 1:2 demultiplexer

[3-9]




Fig. : Logic diagram of a 1:4 demultiplexer

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0

(3) 1:8 Demultiplexer :

- The block diagram of a 1:8 demultiplexer is as shown in Fig. It has only one data input D, three select inputs, one strobe G or enable E input and eight outputs Y₀ through Y₇.




Fig. : Block diagram of a 1:8 demultiplexer

- The truth table of a 1:8 demultiplexer is as given in Table. The strobe \bar{G} input is normally active low. This shows that if strobe input $\bar{G} = 1$, then all the outputs will be 0 irrespective of any data input and select inputs.

Fig. : Truth Table for 1:4 Demultiplexer

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0




Fig. : Logic diagram of a 1:4 demultiplexer

- The truth table of a 1:4 demultiplexer is as given in Table. The strobe \bar{G} input is normally active low. This shows that if strobe input $\bar{G} = 1$, then all the outputs will be 0 irrespective of any data input and select inputs.

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0

(3) 1:8 Demultiplexer :

- The block diagram of a 1:8 demultiplexer is as shown in Fig. It has only one data input D, three select inputs, one strobe G or enable E input and eight outputs Y₀ through Y₇.




Fig. : Block diagram of a 1:8 demultiplexer

- The truth table of a 1:8 demultiplexer is as given in Table. The strobe \bar{G} input is normally active low. This shows that if strobe input $\bar{G} = 1$, then all the outputs will be 0 irrespective of any data input and select inputs.

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0




Fig. : Logic diagram of a 1:4 demultiplexer

- The truth table of a 1:4 demultiplexer is as given in Table. The strobe \bar{G} input is normally active low. This shows that if strobe input $\bar{G} = 1$, then all the outputs will be 0 irrespective of any data input and select inputs.

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0

(3) 1:8 Demultiplexer :

- The block diagram of a 1:8 demultiplexer is as shown in Fig. It has only one data input D, three select inputs, one strobe G or enable E input and eight outputs Y₀ through Y₇.




Fig. : Block diagram of a 1:8 demultiplexer

- The truth table of a 1:8 demultiplexer is as given in Table. The strobe \bar{G} input is normally active low. This shows that if strobe input $\bar{G} = 1$, then all the outputs will be 0 irrespective of any data input and select inputs.

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0




Fig. : Logic diagram of a 1:4 demultiplexer

- The truth table of a 1:4 demultiplexer is as given in Table. The strobe \bar{G} input is normally active low. This shows that if strobe input $\bar{G} = 1$, then all the outputs will be 0 irrespective of any data input and select inputs.

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0

(3) 1:8 Demultiplexer :

- The block diagram of a 1:8 demultiplexer is as shown in Fig. It has only one data input D, three select inputs, one strobe G or enable E input and eight outputs Y₀ through Y₇.




Fig. : Block diagram of a 1:8 demultiplexer

- The truth table of a 1:8 demultiplexer is as given in Table. The strobe \bar{G} input is normally active low. This shows that if strobe input $\bar{G} = 1$, then all the outputs will be 0 irrespective of any data input and select inputs.

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0




Fig. : Logic diagram of a 1:4 demultiplexer

- The truth table of a 1:4 demultiplexer is as given in Table. The strobe \bar{G} input is normally active low. This shows that if strobe input $\bar{G} = 1$, then all the outputs will be 0 irrespective of any data input and select inputs.

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0

(3) 1:8 Demultiplexer :

- The block diagram of a 1:8 demultiplexer is as shown in Fig. It has only one data input D, three select inputs, one strobe G or enable E input and eight outputs Y₀ through Y₇.




Fig. : Block diagram of a 1:8 demultiplexer

- The truth table of a 1:8 demultiplexer is as given in Table. The strobe \bar{G} input is normally active low. This shows that if strobe input $\bar{G} = 1$, then all the outputs will be 0 irrespective of any data input and select inputs.

Strobe	Inputs	Outputs
0	0 0 0	Y ₀ 1 1 1
0	0 1 1	Y ₁ 0 1 1
0	1 0 1	Y ₂ 1 0 1
0	1 1 1	Y ₃ 1 1 0

Q.12. Explain code converters. [2003(A)-BR]


Ans. There is a wide variety of binary codes used in digital systems. Some of these codes are binary-coded-decimal (BCD), Excess-3, Gray, octal, hexa-decimal etc. It is required to convert from one code to another. For example, the input to a digital system may be in natural BCD and output may be 7-segment LEDs. Therefore, the data has to be converted from BCD to 7-segment code before it can be used to drive the CED's. Similarly, octal and hexadecimal codes are widely used in microprocessors, but input in the decimal form. Hence code converter is necessary for converting the data from decimal to octal hexadecimal form. The various code converters can be designed using gates, multiplexer or demultiplexers.

A code converter can be constructed by cascading a decoder and an encoder as shown in fig. Decoder decodes the particular input and select a corresponding output. And then encoder encodes the input in particular pattern of bits.

Q.13. Draw and explain the working of a 4bit adder using suitable diagrams, if any.

[Bh.2005,2007,2012,2016]

Ans. One half adder and three full adders can be combined to form a 4 bit parallel adder shown in fig. The number being added are A_3, A_2, A_1, A_0 and B_3, B_2, B_1, B_0 , B_0, A_3 and B_3 are the most significant digits while A_0 and B_0 are the least significant digits of these two numbers.




There is no any carry for LSB, hence HA is used for LSB. For other 3 bits we need full adders. The half adder has two inputs A_0, B_0 and produces outputs of either sum S_0 or CARRY C_1 , CARRY is fed to next full adder. Each of full addet has three inputs and produce outputs of sum or CARRY or both sum and CARRY.

Let us add decimal number 13 and 11 to give decimal number 24. The equivalent binary addition is


$$13 - \begin{array}{r} A_3 A_2 A_1 A_0 \\ 1 1 1 0 \end{array} \quad B_3 B_2 B_1 B_0 \\ 11 - \begin{array}{r} 1 0 1 0 \\ 1 1 - 1 0 1 1 \end{array}$$

For addition of this number, the adder circuit is



A code converter assembled by cascading a decoder and an encoder.

Q.13. Draw and explain the working of a 4bit adder using suitable diagrams, if any.




The equivalent binary addition as

$$\begin{array}{r} 1111 \\ + 1111 \\ \hline 11000 \end{array}$$

Q.14. Implement a half adder using NOR gates only.

[2004(A)]






Ans. A logic circuit for the addition of two one-bit numbers is referred to as an half-adder. The symbol and

truth table of Half-adder is shown in fig. (a) and (b). Here A and B are the two inputs and sum and carry are the two outputs.

From truth-table we can say that carry obeys the function of AND gate and sum follow the function of EXCLUSIVE -OR gate.

$$\text{sum, } S = \overline{A}B + A\overline{B} = A \oplus B \\ \text{carry, } C = A \cdot B.$$




(b) truth table


Implementation of an half-adder, using NOR gate is shown in fig. (c)



Magnitude comparator for two 4 bit numbers.



Half-adder circuit using only NAND gate.



Q.16. Draw the logic circuit for 4 bit comparator.

Ans. Figure shows the logic circuit for 4 bit comparator. Here 4 XNOR gates is used. Its output indicate one (high) if both numbers are equal.

To implement a half adder circuit using NAND gate is only, it is necessary to replace the XOR and AND gates by NAND gates. Fig. shows the impenetration.

Realization of an half adder using NAND gate is shown in fig.

To implement a half adder circuit using NAND gate is only, it is necessary to replace the XOR and AND gates by NAND gates. Fig. shows the impenetration.

Q.15. Realize Half-adder using NAND gate only.

Ans. For description see Implementation Half-adder using NOR gate only.

1. How many 3-line-to-8-line decoders are required for a 1-of-32 decoder?
 (A) 1 (B) 2
 (C) 4 (D) 8
 Ans. (C)

6. Convert BCD 0001 0010 0110 to binary.
 (A) 111110 (B) 111101
 (C) 111100 (D) 111111
 Ans. (A)

8. Convert BCD 0001 0111 to binary.
 (A) 10101 (B) 10010
 (C) 10001 (D) 11000
 Ans. (C)

10. How many data select lines are required for selecting eight inputs?
 (A) 1 (B) 2
 (C) 3 (D) 4
 Ans. (C)

12. How many 1-of-16 decoders are required for decoding a 7-bit binary number?
 (A) 5 (B) 6
 (C) 7 (D) 8
 Ans. (D)

14. The implementation of simplified sum-of-products expressions may be easily implemented into actual logic circuits using all universal gates with little or no increase in circuit complexity. (Select the response for the blank space that will BEST make the statement true.)
 (A) AND/OR (B) NAND
 (C) NOR (D) OR/AND
 Ans. (B)

15. Which of the following statements accurately represents the two BEST methods of logic circuit simplification?
 (A) Boolean algebra and Karnaugh mapping
 (B) Karnaugh mapping and circuit waveform analysis
 (C) Actual circuit trial and error evaluation and waveform analysis
 (D) Boolean algebra and actual circuit trial and error evaluation
 Ans. (A)

17. Which of the following combinations cannot be combined into K-map groups?
 (A) Corners in the same row
 (B) Corners in the same column
 (C) Diagonal corners
 (D) Overlapping combinations
 Ans. (C)

OBJECTIVE TYPE QUESTIONS

The binary numbers $A = 1100$ and $B = 1001$ are applied to the inputs of a comparator. What are the output levels?
 (A) $A > B = 1, A < B = 0, A < B = 1$
 (B) $A > B = 0, A < B = 1, A = B = 0$
 (C) $A > B = 1, A < B = 0, A = B = 0$
 (D) $A > B = 0, A < B = 1, A = B = 1$

18. As a technician you are confronted with a TTL circuit board containing dozens of IC chips. You have taken several readings at numerous IC chips, but the readings are inconclusive because of their erratic nature. Of the possible faults listed, select the one that most probably is causing the problem.
 (A) A defective IC chip that is drawing excessive current from the power supply
 (B) A solar bridge between the inputs on the first IC chip on the board
 (C) An open input on the first IC chip on the board
 (D) A defective output IC chip that has an internal open to V_{cc}
 Ans. (C)

19. Which gate is best used as a basic comparator?
 (A) NOR (B) OR
 (C) Exclusive-OR (D) AND
 Ans. (C)

21. In VHDL, macrofunctions is/are:
 (A) digital circuits.
 (B) analog circuits.
 (C) a set of bit vectors.
 (D) preprogrammed TTL devices.
 Ans. (D)

22. Which of the following expressions is in the product-of-sums form?
 (A) $(A+B)(C+D)$ (B) $(AB)(CD)$
 (C) $AB(CD)$ (D) $AB+CD$
 Ans. (A)

23. Which of the following is an important feature of the sum-of-products form of expressions?
 (A) All logic circuits are reduced to nothing more than simple AND and OR operations.
 (B) The delay times are greatly reduced over other forms.
 (C) No signal must pass through more than two gates, not including inverters.
 (D) The maximum number of gates that any signal must pass through is reduced by a factor of two.
 Ans. (A)

25. An output gate is connected to four input gates; the circuit does not function. Preliminary tests with the DMM indicate that the power is applied; scope tests show that the primary input gate has a pulsing signal, while the interconnecting node has no signal. The four load gates are all on different ICs. Which instrument will best help isolate the problem?
 (A) Current tracer (B) Logic probe
 (C) Oscilloscope (D) Logic analyzer
 Ans. (A)

16. The inputs of a comparator. What are the output levels?
 (A) $A > B = 1, A < B = 0, A < B = 1$
 (B) $A > B = 0, A < B = 1, A = B = 0$
 (C) $A > B = 1, A < B = 0, A = B = 0$
 (D) $A > B = 0, A < B = 1, A = B = 1$

Ans. (C)

Ans. (B)

Ans. (D)

Ans. (B)

Sequential Logic Circuit

- The output Q_{n+1} at the end of the clock pulse equals the input D_n .

Hence we can say that the input data appears at the output at the end of the clock pulse.

- Thus the transfer of data from the input to the output is delayed and hence the name delay (D) flip-flop. The D-type flip-flop is either used as delay device or as a latch to store 1 bit of binary information.





Fig. : Master-Slave JK flip-flop logic symbol

- In this circuit, the inputs to the gates G_1, M and G_2, M do not change during the clock pulse, therefore the race-around condition does not exist. The state of the master-slave flip-flop changes at the negative transition of the clock pulse.


Q.16 Draw the logic symbols and explain the operation of a D-type and a T-type flip-flop.

Ans. D-Type Flip-Flop:



: D-type flip-flop logic symbol

- In a J-K flip-flop, if $J = K$, the resulting flip-flop is referred as a T-type flip-flop and is as shown in Fig. Its logic symbol is shown in Fig.



: T-type flip-flop logic symbol

- JK SR flip-flop converted into a D flip-flop

- The SR and JK flip-flop can be easily converted to D flip-flop by simply addition of inverter as shown in Fig. The symbol of negative edge triggered D flip-flop is shown in Fig.


Table : Truth Table for a D-type flip-flop

clk	Input	Output
↓	0	0
↓	1	1

- JK SR flip-flop converted into a D flip-flop
- It has only one input, referred to as T-input. Its truth table is given in Table.
- Table : Truth Table of a T-type flip-flop
- From above table it is clear that if $T = 1$, it acts as a toggle switch. For every clock pulse, the output Q changes.
- An S-R flip-flop cannot be converted into T-type flip-flop, since $S = R = 1$ is not allowed.
- Design a S-R flip-flop using NOR gates and draw the truth table. Why $S = 1, R = 1$ condition is invalid in S-R flip-flop?

Sequential Logic Circuit

- clock pulse. A flip-flop triggered, in this way is known as positive edge triggered flip-flop.



(a) S-R flip-flop

When we give input $S = R = 1$, then we get a problem at the output i.e., there is no toggling between output and its complement i.e., no change or other any output will get. So we can't use $S = R = 1$ for the S-R flip-flop.


Q. Define triggering methods and explain its type ?

Ans. Triggering Methods :

The result of latches and flip-flops responding to clock input is called as clock pulse triggering which is mainly of two types :

- Edge triggering, (i) Level triggering

Triggering Methods



Q. Edge Triggering :

A typical clock pulse train is shown in Fig.

A clock pulse can be positive or negative. The pulse goes through two transitions; from 0 to 1 and returns from 1 to 0.

Positive transition is defined as positive edge and negative transition is defined as negative edge.

Positive edge Negative edge





Fig. : Levels of clock pulse

- The result of responding to negative edge or positive edge is called as edge triggering.

- Fig. shows how the output of an edge triggering flip-flop changes to a high on the positive edge of the first clock pulse and back to a low on the positive edge of the second

- The result of digital circuit responding to the level of clock input is called level triggering. Fig. shows two levels of clock pulse.

Level Triggering :



- The result of responding to negative edge or positive edge is called as edge triggering.

Fig. shows two different ways of showing types of level triggering clock.


Fig. : Levels of clock pulse

- There are high level triggered latches and low level triggered latches. Data can be transferred from the input to the output of high level triggered latch, while the clock level is high.
- Similarly data is transferred in low level triggered latches while the clock signal is low.

Fig. shows two different ways of showing types of level triggering clock.

Table: Truth Table

Clock	Q ₀	Q ₁	Q ₂	Q ₃	State	Decimal count
Initially	0	0	0	0	1	0
1 st ↓	0	0	0	1	2	1
2 nd ↓	0	0	1	0	3	2
3 rd ↓	0	0	1	1	4	3
4 th ↓	0	1	0	0	5	4
5 th ↓	0	1	0	1	6	5
6 th ↓	0	1	1	0	7	6
7 th ↓	0	1	1	1	8	7
8 th ↓	1	0	0	0	9	8
9 th ↓	1	0	0	1	10	9
10 th ↓	1	0	1	0	11	10
11 th ↓	1	0	1	1	12	11
12 th ↓	1	1	0	0	13	12
13 th ↓	1	1	0	1	14	13
14 th ↓	1	1	1	0	15	14
15 th ↓	1	1	1	1	16	15



- When M = 1, the counter counts in ascending order i.e. UP counting.
- When M = 0, the counter counts in descending order i.e. DOWN counting.
- When M = 0, $\bar{M} = 1$, gates 1 and 3 are enabled whereas gates 2 and 4 are disabled. Therefore, Q_A gets connected to the clock input of FF-B and Q_B gets connected to the clock input of FF-C. Hence, the counter counts in ascending order. Therefore, the circuit acts as an up counter.
- When M = 1, $\bar{M} = 0$, gates 2 and 4 are enabled whereas gates 1 and 3 are disabled. Therefore, Q_A gets connected to the clock input of FF-B and \bar{Q}_B gets connected to the clock input of FF-C. Therefore the circuit acts as a down counter and counts in descending order.

Frequency Division in Asynchronous Counters :

- The toggle mode of flip-flop divides the clock frequency by 2.
- If one cycle period of the clock signal is T sec then the clock frequency $f = \left(\frac{1}{T}\right)$ Hz.

- The output of FF-A (i.e. the LSB) has a cycle period of 2T. Hence, frequency of output $Q_A = \frac{1}{2T} = \frac{f}{2}$. The period of Q_B is 4T. Therefore, the frequency of $Q_B = \frac{1}{4T} = \frac{f}{4}$. Similarly, the period of Q_C is 8T.

Therefore, frequency $f = \frac{1}{8T}$.

- Modulus of a Counter:
- The total number of discrete states through which a counter can pass is called modulus of a counter.
- A counter consisting of a flip-flop can count $N = 2^n$ discrete states.

Q.9. Define Up/Down counter . Describe the working of Up/ Down counter ?

Or Define Up/Down counter and explain modulus of a Counter with state diagram of a counter ?

Ans. We can design a counter which can count in ascending or descending order, using the same circuit. It will count in either upward or downward direction depending on the status of mode selection input.




Fig. : Up/Down counter




Fig. : State diagram of a 3-bit up counter

The number written inside a circle represents the state numbers. Whereas, the arrow shows the direction of counter.

- Q.1 Define register and explain shift register with proper circuit diagram ?

- Registers : A group of flip-flops used to store a word, is known as a register. A flip-flop can store 1-bit information. Thus an n-bit register has a group of n flip-flops and can store any binary information or number containing n-bits.

Shift Registers :

- The binary data in a register can be shifted from one stage to another stage within the register or into or out of the register after application of the clock pulses.

- This type of shifting is essential for certain arithmetic and logic operations used in microprocessors.
- The group of registers called 'shift registers' are very important in applications involving storage and transfer of data in a digital system.

- Types of Shift Registers. They are as follows :
- Serial In Serial Out Shift Register (SISO) :





Fig. : Shift-left register



Shift-right register :

- The state diagram of a counter represents the states of a counter graphically.
- For example for a 3-bit up counter the state diagram is shown in Fig.

OBJECTIVE TYPE QUESTIONS

Pin name	Function
(1) Serial in	Serial input
(2, 3, 4, 5) A, B, C, D	Parallel inputs
Mode (6)	Mode control
Clock - 2 (8)	Clock for left shift and load
Clock - 1 (9)	Clock for right shift
Q _A to Q _D (10 to 13)	Outputs

Fig. Internal logic diagram of IC 7495

- A, B, C, D are the inputs to the four internal flip-flops with A acting as LSB and D as MSB. Q_A through Q_D are the corresponding outputs.

- The internal logic diagram of IC 7495 is as shown in Fig.




Fig. Internal logic diagram of IC 7495

Example 1: Design a Mod-5 ripple counter.

Solution: A Mod-5 counter will require 3 flip-flops. Therefore, $2^3 = 8$ states. Out of 8, we will count 5 states.




Fig. : Logic diagram

State	Q _C	Q _B	Q _A	Output Y
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	0

The counter counts the first 5 states from 0 to 4 and resets after counting the first 4 counts.

K-map for output Y:

		Q _B Q _A	00	01	11	10
		Q _C	0	1	1	1
		0	1	1	1	1
		1	1	0	0	0
		0	1	0	0	0
		1	0	0	0	0

Fig. : K-map for output Y

Logic Diagram :




Fig. : Logic diagram

- Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?
 - Low input voltages
 - Synchronous operation
 - Gate impedance
 - Cross coupling
- One example of the use of an S-R flip-flop is as
 - Transition pulse generator
 - Racer
 - Switch debouncer
 - Astable oscillator
- The truth table for an S-R flip-flop has how many VALID entries?
 - 1
 - 2
 - 3
 - 4
- When both inputs of a J-K flip-flop cycle, the output will
 - Be invalid
 - Change
 - Not change
 - Toggle
- Which of the following is correct for a gated D-type flip-flop?
 - The Q output is either SET or RESET as soon as the D input goes HIGH or LOW
 - The output complement follows the input when enabled
 - Only one of the inputs can be HIGH at a time
 - The output toggles if one of the inputs is held HIGH
- A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates?
 - AND or OR gates
 - XOR or XNOR gates
 - NOR or NAND gates
 - AND or NOR gates
- What is a trigger pulse ?
 - A pulse that starts a cycle of operation
 - A pulse that reverses the cycle of operation
 - A pulse that prevents a cycle of operation
 - A pulse that enhances a cycle of operation
- The circuits of NOR based S-R latch classified as asynchronous sequential circuits, why ?
 - Because of inverted outputs
 - Because of triggering functionality
 - Because of cross-coupled connection
 - Because of inverted outputs & triggering functionality
- How many types of sequential circuits are?
 - 2
 - 3
 - 4
 - 5

- The logic circuits whose outputs at any instant of time depends only on the present input but also on the past outputs are called
 - Combinational circuits
 - Sequential circuits
 - Latches
 - Flip-flops
- Whose operations are more faster among the following?
 - Combinational circuits
 - Sequential circuits
 - Latches
 - Flip-flops

- Ans. (c)
- Ans. (b)
- Ans. (a)
- Ans. (a)


- Ans. (c)
- Ans. (b)
- Ans. (a)
- Ans. (a)

Chapter 5

Memory Devices

Q. 1. Draw the RAM organization explain it briefly
Ans: In random-access memory(RAM) the memory cells can be accessed for information transfer from any desired random location. Communication between a memory and its environment is achieved through data input and output lines, address selection lines, and control lines that specify the direction of transfer.

A block diagram of a RAM unit is shown below:



The n data input lines provide the information to be stored in memory, and the n data output lines supply the information coming out of particular word chosen among the 2^k available inside the memory. The two control inputs specify the direction of transfer desired.

The two operations that a random access memory can perform are the write and read operations. The write signal specifies a transfer-in operation and the read signal specifies a transfer-out operation. On accepting one of these control signals. The internal circuits inside the memory provide the desired function. The steps that must be taken for the purpose of transferring a new word to be stored into memory are as follows:

1. Apply the binary address of the desired word into the address lines.
2. Apply the data bits that must be stored in memory into the data input lines.
3. Activate the write input.

The memory unit will then take the bits presently available in the input data lines and store them in the specified by the address lines. The steps that must be taken for the purpose of transferring a stored word out of memory are as follows:

1. Apply the binary address of the desired word into the address lines.
2. Activate the read input.

- Long life

Characteristic of Static RAM



Q. 2. If the no of address lines in a memory is 10, and data lines are 2. What will be the memory size.
Solution: Total memory size = $2^{\text{address lines}} * \text{data lines}$
 $= 2^{10} * 2 = 1024 * 2$ bits

The memory unit will then take the bits from the word that has been selected by the address and apply them into the output data lines.

Q. 3. Explain Static RAM. What are characteristics of Static RAM?
Ans: Static Random Access Memory is a type of RAM that retains the information in its memory as long as power is being supplied. Static RAM provides faster access to the data and is more expensive compared with DRAM. SRAM does not need to be refreshed periodically. This type of memory requires constant power. Thus this type of memory is called volatile memory.

SRAM memories are used to build Cache Memory.

The below figure shows a cell diagram of SRAM. A latch is formed by two inverters connected as shown in the figure. Two transistors T1 and T2 are used for connecting the latch with two-bit lines. The purpose of these transistors is to act as switches that can be opened or closed under the control of the word line.



Q. 4. Explain Dynamic RAM(DRAM)?
Ans: DRAM is a type of RAM module that stores each bit of data within a separate capacitor. This is a proficient way to store the data in memory because it requires less physical space to store data.

DRAM can hold more amounts of data by a particular chip size. Capacitors in DRAM are need to be constantly recharged to keep their charge, thus, DRAM requires more power. DRAM, unlike SRAM, must be continually refreshed in order to maintain the data. This is done by placing the memory on a refresh circuit that rewrites the data several hundred times per second. The main memory is generally made up of DRAM chips.

The below figure shows the DRAM cell. Information is stored in a DRAM cell in the form of a charge on a capacitor and this charge needs to be periodically recharged.

For storing information in this cell, transistor T is turned on and an appropriate voltage is applied to the bit line. This causes a known amount of charge to be stored in the capacitor. After the transistor is turned off, due to the property of the capacitor, it starts to discharge. Hence, the information stored in the cell can be read correctly only if it is read before the charge on the capacitors drops below some threshold value.

- No need to refresh
- Faster
- Used as cache memory
- Large size
- Expensive
- High power consumption

Characteristics of Dynamic RAM

- Short data lifetime
- Needs to be refreshed continuously
- Slower as compared to SRAM
- Used as RAM
- Smaller in size
- Less expensive
- Less power consumption

Q. 5. What are differences between static RAM and Dynamic RAM.
Ans: Difference between SRAM and DRAM : Below table lists some of the differences between SRAM and DRAM:

<u>SRAM</u>	<u>DRAM</u>
1. SRAM has lower access time, so it is faster compared to DRAM.	1. DRAM has higher access time, so it is slower than SRAM.
2. SRAM is costlier than DRAM.	2. DRAM costs less compared to SRAM.
3. SRAM requires constant power supply, which means this type of memory consumes more power.	3. DRAM offers reduced power consumption, due to the fact that the information is stored in the capacitor.
4. Due to complex internal circuitry, less storage capacity is available compared to the same physical size of DRAM memory chip.	4. Due to the small internal circuitry in the one-bit memory cell of DRAM, the large storage capacity is available.
5. SRAM has low packaging density.	5. DRAM has high packaging density.

Q.6. Explain bipolar RAM with suitable diagram.

Ans: A bipolar memory cell (bipolar RAM) is a high-speed random-access memory consists of a cross-coupled pair of transistors.




Figure shows bipolar RAM cell. The two multiple emitter transistor are cross coupled to form a simple bistable latch. The connections to the emitter allow the cell to be selected and data to be entered or read out. When X, Y select lines are at low voltage, current flows through transistor Q_1 or Q_2 to the line which is at low voltage. When particular cell is selected corresponding select lines are raised at high voltage.

A typical static bipolar RAM chip has a capacity of 256 bits and an access time of 50ns

Q.7. Briefly explain DDR RAM. What are advantages and disadvantages?

Ans: DDR-RAM stands for Double Data Rate Synchronous Dynamic Random-Access Memory. These are the computer memory that transfers the data twice as fast as regular chips because DDR memory can send and receive signals twice per clock cycle as a comparison.

They are widely used in applications that are demanding high speed, memory, for example, graphic cards that need to access a large amount of information in a very short time to achieve the best graphics processing efficiency to improve the gaming.

DDR1, DDR2, and DDR3 are the types of DDR RAM memories that use the 2.5, 1.8, and 1.5V supply voltages respectively, thus it produces less heat and provides more efficiency in power management

Advantages of DDR RAM

- It offers much faster speeds than SDRAM.
- Each generation of DDR are updated and following with its successor DDR2, DDR3, DDR4.
- Disadvantages of DDR RAM
 - It can't be used with old motherboards.
 - Some machines support only slower RAM.
 - They are not physically fit in memory slots due to its notches

Q.8. Explain ROM organization briefly.


Ans: Read-only memory(ROM) is a memory unit that performs the read operation only; it does not have a write capability.

This implies that the binary information stored in a ROM is made permanent during the hardware production of the unit and cannot be altered by writing different words into it.

A ROM is restricted to reading words that are permanently stored within the unit. The binary information to be stored, specified by the designer, is then embedded in the unit to form the required interconnection pattern. ROMs come with special internal electronic fuses that can be programmed for a specific configuration. Once the pattern is established, it stays within the unit even when power is turned off and on again.

An $m \times n$ ROM is an array of binary cells organized into m words of n bits each. As shown in the block diagram below, a ROM has k address input lines to select one of $2^k = m$ words of memory, and n input lines, one for each bit of the word. An integrated circuit ROM may also have one or more enable inputs for expanding a number of packages into a ROM with larger capacity.

k address input lines



- There pinouts are totally different from others.
- More reliable than RAMs
- Static and do not require refreshing
- Contents are always known and can be verified

Q.10. Explain about Flash Memory.

Ans: Flash memory, also known as flash storage, is a type of non-volatile memory, that erases data in units called blocks and rewrites data at the byte level. Flash memory is widely used for storage and data transfer in consumer devices, enterprise systems and industrial applications. Flash memory retains data for an extended period of time, regardless of whether a flash-equipped device is powered on or off.

Flash memory is used in enterprise data center server, storage and networking technology, as well as in a wide range of consumer devices, including USB flash drives — also known as memory sticks — SD cards, mobile phones, digital cameras, tablet computers and PC cards in notebook computers.

The two main types of flash memory, NOR flash and NAND flash. The NAND type is found mainly in memory cards, USB flash drives, feature phones, smart phones.

Q.11. Define data converter and write its classification

Q.11. Define data converter and explain digital to analog converter with block diagram ?

Or Define data converter and explain digital to analog converter with block diagram ?

Or With block diagram explain digital to analog converter ?

Or Define digital to analog converter with type and explain one of them briefly ?

Aus. It is often necessary that before processing the analog data, by a digital system, it should be changed to an equivalent digital form. Similarly, after processing the data, it may be desirable that the final result obtained in the digital form be converted back to the analog form.

Therefore, data converters are necessary in digital systems.

is written into a ROM during manufacture, while with a PROM the data is programmed into them after manufacture.

EPROM (Erasable and Programmable Read Only Memory): It is a type of PROM. It is a non volatile memory, because it is not erased due to power on or off. EPROM can be erased by exposing it to ultra-violet light for a duration of up to 40 minutes.

EEPROM (Electrically Erasable and Programmable Read Only Memory): EEPROM is programmed and erased electrically. It can be erased and reprogrammed about ten thousand times. Both erasing and programming take about 4 to 10 ms (millisecond). In EEPROM, any location can be selectively erased and programmed. EEPROMs can be erased one byte at a time, rather than erasing the entire chip. Hence, the process of reprogramming is flexible but slow.

The advantages of ROM are as follows :

- Non-volatile in nature
- Cannot be accidentally changed
- Cheaper than RAMs
- Easy to test
- More reliable than RAMs
- Static and do not require refreshing
- Contents are always known and can be verified

Digital to Analog Converters :

The combinational logic system which converts the analog signal to digital signal is called the digital to analog converter (DAC). In short, it is called as DAC.




Fig. : Block diagram of Digital to Analog (D/A) converter

The input to a DAC is an N -bit binary signal in parallel form. The analog output voltage V_o is expressed by the equation

$$V_o = K(2^{N-1}b_{N-1} + 2^{N-2}b_{N-2} + \dots + 2^2b_2 + 2^1b_1 + 2^0b_0)$$

where K is the proportionality constant.

The two types of commonly used DACs are :

1. Weighted-Resistor D/A converter.
2. R-2R Ladder D/A converter.

(1) Weighted-Resistor D/A Converter :

Fig. shows the logic circuit of a binary weighted resistor type D/A converter (DAC).

It uses a network of binary weighted resistors and op-amp summing amplifier.

Ans. Following are the types of ROM:

- Programmable read-only memory (PROM) : PROM
- PROMs are used in digital electronic devices to store permanent data, The key difference from a standard ROM is that the data

form of data into the other or vice-versa is called as a data converter.

Classification of Data Converters :

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)



• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

• Data converters are classified as follows:

1. Analog to Digital Converter (ADC)
2. Digital to Analog Converter (DAC)

- Thus the binary weighted resistors can be either connected to the ground or negative reference voltage ($-V_R$) through digitally controlled switches S_1, S_2, \dots, S_n . Depending upon the positions of various switches, the
- The n-bit digital word has d_i as MSB and d_n as LSB.
- R_f is the feedback resistor and I_o is the output current.



(d) Simplified equivalent circuit

(e) Final equivalent circuit

Advantages :

1. Simple implementation.
2. Easy computations.

Disadvantages :

1. The accuracy and stability depend upon the accuracy of the resistors used.
2. It requires a wide range of resistor values.
3. The use of wide range of resistor values restricts its use.
4. It has a poor resolution for limited range of resistors.
5. A precision resistor is required for each bit position of digital input.

(2) R-2R Ladder Type D/A Converter :

- The binary ladder network largely overcomes the problem of the weighted resistor network.
- This type of circuit also has a resistive network to produce binary weighted currents but uses only two values of resistors, namely R and $2R$.
- It uses a ladder network containing series-parallel combinations of two resistors of values R and $2R$.





Fig. : Binary weighted resistor type DAC

- Assuming the op-amp to be an ideal, the output current I_o can be expressed as the sum of the individual currents flowing through the weighted resistors.

$$I_o = I_1 + I_2 + \dots + I_n \quad \dots \dots (1)$$

The use of a negative reference voltage ($-V_R$) gives a

- Fig. shows the circuit diagram of a binary ladder type D/A converter with sets of identical resistors R and $2R$. It consists of a R-2R ladder network and op-amp inverting amplifier.
- The value of resistor R can either be connected to the reference voltage ($-V_R$) line or grounded through controlled switches $S_1, S_2, S_3, \dots, S_n$.
- The resistor R can either be connected to the reference voltage ($-V_R$) line or grounded through controlled switches $S_1, S_2, S_3, \dots, S_n$.
- The simplified circuit of a 3-bit ($d_1, d_2, d_3 = 100$) binary ladder type DAC is shown in Fig.. This simplified circuit is further reduced to the equivalent circuit shown in Fig.. The equivalent resistance to the left of node (A) in Fig. is only $2R$ and the node G is at virtual ground potential.



$$V_A = \frac{\frac{2R}{3}}{2R + \left(\frac{2R}{3}\right)} \times (-V_R) = \frac{2R}{3R} \times (-V_R) = -\frac{V_R}{3}$$

Fig. : A simplified 3-bit R-2R ladder type DAC

As the two resistors R and $2R$ are in parallel with each other, their parallel combination results in a resistance of $2R/3$.

The voltage at the node (A) is given by

$$V_A = -\left(\frac{R_f}{R}\right)V_i = -\left(\frac{2R}{R}\right) \times \left(\frac{-V_R}{4}\right) = +\frac{V_R}{2}$$

For a digital input of $d_1, d_2, d_3 = 100$, the analog output produced is $\frac{V_R}{2}$.

Q.12. Define analog to digital converter and explain its type ?

Or Define analog to digital converter write its type and explain briefly one of them ?

Ans. In electronics, an analog-to-digital converter is a system that converts an analog signal, such as a sound picked up by a microphone or light entering.

Fig. : A n-bit R-2R ladder type DAC

Types of ADC :

- Analog to Digital converters are of following types:
 - (A) Ramp (Staircase Ramp) type ADC.
 - (B) Dual Slope ADC.
 - (C) Successive Approximation type ADC.

Dual-Slope Analog to Digital Converter :

- Both the drawbacks of a single-slope ADC are overcome in the Dual-Slope ADC.

Principle of Operation :

- Fig. shows the functional block diagram of a Dual-Slope ADC. It consists of four major blocks:

1. an integrator, 2. a comparator, 3. a binary counter and 4. a switch driver, T flip-flop.

- This circuit is provided with a single-pole double throw electronic switch. The initial state of the circuit is such that:

1. The output of the integrator is small and positive, so that the output of the comparator is low. Thus, the AND gate is disabled.

2. The counter is kept reset, so that Y output of all flip-flops in the counter are reading 000 ... 00.

3. The toggle mode flip-flop is kept reset.




Fig. : Functional block diagram of a Dual-Slope ADC.

1. The output of the integrator is small and positive, so that the output of the comparator is low. Thus, the AND gate is disabled.
2. The counter is kept reset, so that Y output of all flip-flops in the counter are reading 000 ... 00.
3. The toggle mode flip-flop is kept reset.




Fig. : Waveforms of Dual Slope Analog to Digital Converter

Advantages :

1. The output of the integrator is small and positive, so that the output of the comparator is low. Thus, the AND gate is disabled.
2. The counter is kept reset, so that Y output of all flip-flops in the counter are reading 000 ... 00.
3. The toggle mode flip-flop is kept reset.

Disadvantages :

1. It is simple and relatively inexpensive.
2. It has high conversion accuracy.
3. It is more stable and of low cost.
4. It is not affected by time, temperature and input voltage.
5. It does not require crystal oscillator for stability.
6. It is less sensitive to noise.

- The conversion process begins at $t = 0$ with the switch S_1 in position 0, thereby connecting the analog voltage V_x to the input of the integrator. The integrator output is:

$$V_o = \frac{-1}{\tau} \int V_x dt = -\left(\frac{V_x}{\tau}\right)t$$

Comparison of Dual Slope and Ramp type ADC

Dual Slope ADC

1. It has large conversion time.
2. It has very good accuracy.
3. The conversion time is constant.
4. The conversion time is independent of analog input.

Staircase Ramp type ADC

1. It has comparatively lower conversion time.
2. It has comparatively low accuracy.
3. The conversion time is variable.
4. The conversion time depends on analog input.





Fig. (a) Block diagram of Successive Approximation ADC

Fig. (b) Conversion process for a 4-bit converter

Disadvantages :

1. The logic circuit is complex.
2. It is more expensive.
3. It requires DAC.

Comparison of Dual Slope and Successive Approximation Methods of ADC

Dual Slope ADC

Successive Approximation ADC

Advantages :

1. It has large conversion time.
2. It is faster.
3. It is very cheap.
4. It is used in all those applications which need very high accuracy.

Q.8. Explain 8-Bit up Compatible A/D Converters with 8-Channel Multiplexer ?

Ans. General Description :

1. The conversion technique involves comparing the output of the DAC V_o with the analog input signal V_{in} . The digital input to the DAC is generated by using the successive approximation method. When the DAC output matches the analog signal, the input to DAC is the equivalent digital signal.

2. The successive approximation method of generating input to the DAC is similar to weighing an unknown material (e.g. less than 1 gram) on a chemical balance with a set of such fractional weight as $1/2, 1/4, 1/8, 1/16$ g etc.

3. The weighing procedure begins with the heaviest weight ($1/2, 1/4$) and subsequent weight (in decreasing order) are added until the balance is tipped. The weight that tips the balance is removed and the process is continued until the smallest weight is used.

4. In the case of a 4-bit ADC, bit D_1 is turned on first and the output of DAC is compared with an analog signal. If the comparator changes the state, indicating that the output generated by D_1 is larger than the analog signal, bit D_1 is turned off in the SAR and bit D_2 is turned on. The process

- Fig. (b) illustrates a 4-bit conversion process. When bit D_1 is turned on, the output exceeds the analog signal and therefore bit D_1 is turned off. When the next three successive bits are turned on, the output becomes approximately equal to the analog signal.

- Fig. (b) illustrates a 4-bit conversion process. When bit D_1 is turned on, the output exceeds the analog signal and therefore bit D_1 is turned off. When the next three successive bits are turned on, the output becomes approximately equal to the analog signal.

temperature dependence, excellent long-term accuracy and repeatability, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For 16-channel multiplexer with common output (sample/hold port), see ADC0816 data sheet. (See AN-247 for more information.)

Features :

1. Easy interface to all microprocessors.
2. Operates ratiometrically or with 5 V DC or analog span adjusted voltage reference.
3. No zero or full-scale adjust required.
4. 8-channel multiplexer with address logic.
5. 0 V to 5 V input range with single 5 V power supply.
6. Outputs meet TTL voltage level specifications.
7. Standard hermetic or molded 28-pin DIP package.
8. 28-pin molded chip carrier package.

Specifications of ADC :

- The following specifications are usually specified by the manufacturers of A/D converters :
 1. **Resolution :** The voltage input change necessary for a one-bit change in the output is called the resolution. It can also be expressed as a percentage. The resolution in terms of voltage is the full-scale input voltage divided by the total number of bits.

$$\% \text{ Resolution} = \frac{V_{FS}}{2^n - 1} \times 100$$

2. **Accuracy :** The accuracy of the A/D converter depends upon the accuracy of its circuit components. The relative accuracy of an A/D converter is the maximum deviation of the digital output from the ideal linear line.
3. **Conversion time :** The conversion time is the time required for conversion from an analog input voltage to the stable digital output. This conversion time is also called as speed.
4. **Linearity :** Linearity is conventionally equal to the deviation of the performance of the converter from a best straight line.
5. **Differential linearity :** The differential linearity is defined as the maximum amount of voltage change necessary to cause the digital output to change one bit minus the ideal voltage change necessary to change one bit.
6. **Monotoxicity :** In response to a continuously increasing input signal, the output of an A/D converter should not at any point decrease or skip one or more codes. This is called the monotoxicity of the A/D converter.
7. **Analog input voltage :** This is the maximum allowable input voltage range.
8. **Format of Digital output :** An A/D converter can be made for any standard digital code.
9. **Quantization error :** The approximation process is known as quantization. The error due to the quantization process is known as quantization error.

SOLVED PROBLEMS

Example 1: The LSB of a 3-bit DAC represents 0.2 V. What value of voltage will be represented by the following binary words : (i) 011, (ii) 110 ?

Solution : The weight of the LSB is 0.2 V. Therefore, the weights of the other bits are 0.4 and 0.8.

- (i) The output voltage for input 011 will be $V_o = 0 + 0.4 + 0.2 = 0.6$ V
- (ii) The output voltage for input 110 will be $V_o = 0.8 + 0.4 + 0 = 1.2$ V

Example 2 : The LSB of 3-bit DAC is 0.5 V. What value of voltage will be represented by the following codes :

- (i) 011, (ii) 110 ?

Solution : The weight of the LSB is 0.5 V. Therefore, the weights of the other bits are 0.25 V and 0.125 V respectively.

- (i) The output voltage for input 011 will be $V_o = 0 + 0.25 + 0.5 = 0.75$ V
- (ii) The output voltage for input 110 will be $V_o = 0.125 + 0.25 + 0 = 0.375$ V

Example 3 : What is the full-scale output of a 5-bit binary weighted resistor for logic '0' = 0 V and logic '1' = +10 V?

Solution : The full-scale output for DAC is given as :

$$V_{FS} = \left[\frac{2^N - 1}{2^N} \right] \times V \quad \text{where } N = 5 = \left[\frac{2^5 - 1}{2^5} \right] \times 10 = 9.6875 \text{ V}$$

Example 4 : A 10-bit DAC has a step size of 5 mV. Calculate the full-scale output voltage.

Solution : Total number of steps = $2^N - 1$

$$= 2^{10} - 1 = 1023$$

$V_{FS} = \text{Total number of steps} \times \text{Step size}$

$$= 1023 \times 5 \text{ mV} = 5.115 \text{ V}$$

Example 5 : What is the resolution in volts, for a 6-bit DAC, with +10 V full-scale output voltage ?

Solution : Resolution = $\frac{1}{2^N - 1} \times V_{FS} = \frac{1}{2^6 - 1} \times 10 = 0.1587 \text{ V}$

Example 6 : An 8-bit A/D converter has a maximum voltage of 15 V. What voltage change would each bit represent ?

Solution : Resolution = $\frac{V_{FS}}{2^n - 1} = \frac{15}{2^8 - 1} = 58.82 \text{ mV}$

Example 7 : For a 6-bit binary R-2R ladder, assume '0' = 0 V and '1' = +10 V. Find the output voltage for following digital inputs : (i) 1010001, (ii) 0011001, (iii) 111011, (iv) 100111

Solution : $V_o = V_{FS} [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4} + d_5 2^{-5} + \dots + d_n 2^{-n}]$

- (i) 101001 : $V_o = 10[1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 0 \times 2^{-4} + 0 \times 2^{-5} + 1 \times 2^{-6}] = 6.40625 \text{ V}$
- (ii) 0011001 : $V_o = 10[0 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} + 0 \times 2^{-5} + 0 \times 2^{-6}] = 1.953 \text{ V}$
- (iii) 111011 : $V_o = 10[1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} + 0 \times 2^{-4} + 1 \times 2^{-5} + 1 \times 2^{-6}] = 9.21875 \text{ V}$
- (iv) 100111 : $V_o = 10[1 \times 2^{-1} + 0 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4} + 1 \times 2^{-5} + 1 \times 2^{-6}] = 6.09375 \text{ V}$

Example 8 : Calculate the analog output for 5-bit weighted resistor type DAC for inputs : (i) 10110, (ii) 10001. Assume logic '0' = 0 V and logic '1' = 10 V.

Solution : $V_o = V_R [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4} + d_5 2^{-5}]$

- (i) 10110 : $V_o = 10[1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} + 0 \times 2^{-5}]$
- (ii) 10001 : $V_o = 10[1 \times 2^{-1} + 0 \times 2^{-2} + 0 \times 2^{-3} + 0 \times 2^{-4} + 1 \times 2^{-5}]$

$$= 6.875 \text{ V}$$

Example 9 : A 4-bit D/A converter produces an output voltage of 4.5 V for an input code of 100%. What will be the value of output voltage for an input code of 0011 ?

Solution : $V_o = V_{FS} [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4}]$

$$= 5.31$$

Scanned with OKEN Scanner

OBJECTIVE TYPE QUESTIONS

$$= 0.84375 \text{ V}$$

Example 10 : If an 8-bit A/D converter is driven by a 200 kHz clock, find (1) Maximum conversion time, (2) Average conversion time.

Solution : $T_{\max} = (2^n - 1) \text{ clock periods} = \frac{2^n - 1}{F} = \frac{2^8 - 1}{200} = 1.275 \text{ m sec.}$

Example 11 : The LSB of 3-bit DAC represents 0.2 V. What value will be represented by following binary words ?

(i) 100, (ii) 110 ?

Solution : Let the 3-bit digital word to the DAC be $d_1 d_2 d_3$, d_1 is the MSB and d_3 is the LSB.

$$V_0 = V_R [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3}]$$

The LSB intends the smallest change i.e. the resolution is 0.2 V.

Therefore the output for (001) is 0.2 V.

$$V_R = \frac{V_0}{[d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3}]} = \frac{0.2}{[0 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}]} = 1.6 \text{ V}$$

Example 12 : If an 8-bit DAC represents 0.2 V, then the output for binary word 10010000 is

$$2. 110 \quad V_0 = V_R [1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3}] = 1.2 \text{ V}$$

5. Primary memory is of types - and

(a) two, RAM, ROM

(b) TWO, CD, DVD

(c) three, RAM and ROM

Ans. (a)

6. 1 Terabyte (TB) =

(a) 1024 GB

(b) 1024 KB

(c) 1024 MB

Ans. (a)

7. How many types of ROM are there ?

(a) three

(b) four

(c) two

8. Binary 0 and 1 represents two states and

(a) OFF, ON

(b) None of these

(c) ON, OFF

Ans. (A)

9. is used for reading / writing information from

(a) CD.

(b) pen drive

(c) None

10. DVD storage capacity varies from to

(a) 4 GB to 17 GB

(b) 2 GB to 17 GB

Computer memory is measured in terms of :

(a) bytes

(b) nibble

(c) bits

Ans. (a)

A hard disk can store upto

(a) Terabyte

(b) Gigabyte

(c) megabyte

Ans. (a)

1 Kilobyte (KB) =

(a) 1024 bytes

(b) 4 bits

(c) 8 bits

Ans. (a)

12. A is a portable storage device.

(a) Compact Disc

(b) USB Flash Drive

(c) Digital Video disc

Ans. (a)

13. Which is used to record movies with high quality of video and sound :

(a) DVD

(b) CD

(c) USB flash drive

Ans. (a)

14. How much data a CD can store ?

(a) 650 MB to 900 MB

(b) 450 MB to 900 MB

(c) 650 MB to 900 GB

Ans. (a)

15. Which can be attached to any USB port ?

(a) USB flash drive

(b) CD

(c) DVD

Ans. (a)

16. 1 Nibble = bits.

(a) 4

(b) 8

(c) 2

Ans. (a)

17. Full form of IPO is :

(a) Input, Process, Output

(b) Information, Process, output

(c) Process, Input, output

Ans. (a)

18. Which memory stores the data permanently ?

(a) ROM

(b) Both

(c) RAM

Ans. (a)

19. Processed data are called
(a) None
(b) Information
(c) Input
Ans. (a)

20. A combination of 8 bits makes a :
(a) byte
(b) gigabyte
(c) nibble
Ans. (a)

21. Which device store a large amount of data permanent
(a) secondary storage
(b) primary storage
Ans. (a)

22. One byte is capable of holding character.
(a) one
(b) three
(c) two
Ans. (a)